๐Ÿ“ฆ furkan / fakequidditch

๐Ÿ“„ fakequidditch_nativelink_simulation.rpt ยท 21 lines
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/altera/13.1/quartus/bin64/
Quartus sim root      :  c:/altera/13.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  fakequidditch.vo
Sim SDF file          :  fakequidditch__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Info: Spawning ModelSim-Altera Simulation software